

IN THE CLAIMS

Please amend the claims as follows:

Claim 1 (Currently Amended): A semiconductor memory device comprising:

a plurality of memory cells each of which includes a first MOS transistor with a charge accumulation layer and a control gate and a second MOS transistor which has one end of its current path connected to one end of a current path of the first MOS transistor, the second MOS transistor in a selected one of the memory cells being turned on when data is read from the first MOS transistor in the selected one of the memory cells;

a plurality of local bit lines each of which connects other ends of the current paths of the first MOS transistors;

a global bit line to which two or more of the local bit lines are connected in common;

a first switch element which makes a connection between the local bit lines and the global bit line; and

a latch circuit which is connected to the global bit line and holds data to be written into the memory cells.

Claim 2 (Currently Amended): The semiconductor memory device according to claim 1, further comprising:

word lines each of which connects the control gates of plurality of the memory cells in common, ~~wherein~~

~~the data is written into the plurality of memory cells connected to the same one of the word lines are written into at the same time.~~

Claim 3 (Original): The semiconductor memory device according to claim 1, wherein the data is written into the memory cells by exchanging electrons with the charge accumulation layer by FN tunneling.

Claim 4 (Previously Presented): The semiconductor memory device according to claim 1, further comprising:

a sense amplifier which amplifies read data, wherein  
the global bit line includes a write global bit line and a read global bit line,  
the first switch element includes a second switch which makes a connection between the write global bit line and the local bit lines and a third switch element which makes a connection between the read global bit line and the local bit lines,  
the latch circuit is connected to the write global bit line, and  
the sense amplifier is connected to the read global bit line.

Claim 5 (Original): The semiconductor memory device according to claim 4, wherein the third switch element includes

a third MOS transistor which has one end of its current path connected to the local bit lines and the other end of its current path, and

a fourth MOS transistor which has one end of its current path connected to the other end of the current path of the third MOS transistor, other end of its current path connected to the read global bit line and a gate insulating film thinner than that of the third MOS transistor.

Claim 6 (Original): The semiconductor memory device according to claim 4, wherein the potential of the write global bit line is set at the ground potential in a read operation.

Claim 7 (Previously Presented): The semiconductor memory device according to claim 1, further comprising:

a sense amplifier which is connected to one end of the global bit line and amplifies read data; and

a third MOS transistor which has one end of its current path connected to the connection node of the local bit lines and the first switch element and the other end of its current path connected to a first potential, wherein

the latch circuit is connected to the other end of the global bit line, and

the gates of the third MOS transistors connected to the local bit lines sharing the global bit line are independent of one another.

Claim 8 (Original): The semiconductor memory device according to claim 1, further comprising:

a source line to which the other ends of the current paths of the second MOS transistors in the memory cells are connected in common; and

a source line driver which supplies a potential to the source line.

Claim 9 (Original): The semiconductor memory device according to claim 1, wherein a negative voltage is applied to the local bit lines in a write operation and a negative voltage is applied to the control gate of the first MOS transistor in an erase operation.

Claim 10 (Previously Presented): The semiconductor memory device according to claim 1, further comprising:

a plurality of cell blocks including two columns of the memory cells connected to two of the local bit lines respectively; and

a sense amplifier which amplifies the data read from the memory cells, wherein  
each of the global bit lines includes two write global bit lines and one read global bit  
line,

the first switch element includes a second and a third switch element, and  
in each of the cell blocks, two of the local bit lines are connected to the two write  
global bit lines via the second switch respectively and are connected to the one read global bit  
line via the third switch element in common,

the latch circuit is connected to each of the write global bit lines, and the sense  
amplifier is connected to each of the read global bit lines.

Claim 11 (Previously Presented): The semiconductor memory device according to  
claim 1, further comprising:

a plurality of cell blocks including four columns of the memory cells connected to  
four of the local bit lines respectively; and

a sense amplifier which amplifies the data read from the memory cells, wherein  
each of the global bit lines includes two write global bit lines and one read global bit  
line,

the first switch element includes a second and a third switch element, and  
in each of the cell blocks, two of the local bit lines are connected in common to one of  
the write global bit lines via the second switch element, the remaining two local bit lines are  
connected in common to the other of the write global bit lines via the second switch element,  
and the read global bit line is connected to all of the four local bit lines via the third switch  
element,

the latch circuit is connected to each of the write global bit lines, and  
the sense amplifier is connected to each of the read global bit lines.

Claim 12 (Previously Presented): The semiconductor memory device according to claim 1, further comprising:

a plurality of cell blocks including two columns of the memory cells connected to two of the local bit lines respectively;

a second switch element which is provided for each of the cell blocks and makes a connection between the two local bit lines and a first potential node; and

a sense amplifier which amplifies the data read from the memory cells, wherein in each of the cell blocks, two of the local bit lines are connected in common to the global bit line via the first switch and, in a write operation, one of the local bit lines is connected to the global bit line by the first switch and disconnected from the first potential node by the second switch and the other of the local bit lines is connected to the first potential node by the second switch and disconnected from the global bit line by the first switch, and in a read operation, one of the local bit lines is connected to the global bit line by the first switch and the other of the local bit lines is disconnected from the global bit line by the first switch, and

the latch circuit is connected to one end of the global bit line and the sense amplifier is connected to the other end of the global bit line.

Claim 13 (Previously Presented): The semiconductor memory device according to claim 1, further comprising:

a plurality of cell blocks including four columns of the memory cells connected to four of the local bit lines respectively;

a second switch element which is provided for each of the cell blocks and makes a connection between the four local bit lines and a first potential node; and

a sense amplifier which amplifies the data read from the memory cells, wherein  
in each of the cell blocks, four of the local bit lines are connected in common to the  
global bit line via the first switch and, in a write operation, any one of the local bit lines is  
connected to the global bit line by the first switch and disconnected from the first potential  
node by the second switch and the remaining three local bit lines are connected to the first  
potential node by the second switch and disconnected from the global bit line by the first  
switch, and in a read operation, any one of the local bit lines is connected to the global bit  
line by the first switch and the remaining three local bit lines are disconnected from the  
global bit line by the first switch, and

the latch circuit is connected to one end of the global bit line and the sense amplifier  
is connected to the other end of the global bit line.

Claim 14 (Original): The semiconductor memory device according to claim 1,  
wherein the global bit line is made of a metal wiring layer located at the highest level in a  
memory cell array which has the memory cells arranged in a matrix.

Claim 15 (Currently Amended): A semiconductor memory device comprising:  
a plurality of memory cells each of which includes a first MOS transistor with a  
charge accumulation layer and a control gate and a second MOS transistor which has one end  
of its current path connected to one end of a current path of the first MOS transistor, the  
second MOS transistor in a selected one of the memory cell being turned on when data is  
read from the first MOS transistor in the selected one of the memory cells;

word lines to which the control gates of two or more of the memory cells are  
connected in common, the data being written into two or more of the memory cells connected

to the same word line at the same time by exchanging electrons with the charge accumulation layer by FN tunneling;

a plurality of local bit lines to which ~~[[one]]~~ the other end of ~~[[a]]~~ the current path of the first MOS transistor of each of two or more of the memory cells is connected;

a global bit line to which two or more of the local bit lines are connected in common;

a first switch element which makes a connection between the local bit lines and the global bit line; and

a latch circuit which is connected to the global bit line and holds data to be written into the memory cells.

Claim 16 (Canceled).

Claim 17 (Previously Presented): The semiconductor memory device according to claim 15, further comprising:

a sense amplifier which amplifies read data, wherein

the global bit line includes a write global bit line and a read global bit line,

the first switch element includes a second switch which makes a connection between the write global bit line and the local bit lines and a third switch element which makes a connection between the read global bit line to the local bit lines,

the latch circuit is connected to the write global bit line, and

the sense amplifier is connected to the read global bit line.

Claim 18 (Original): The semiconductor memory device according to claim 17, wherein the third switch element includes a third MOS transistor which has one end of its current path connected to the local bit lines and the other end of its current path, and

a fourth MOS transistor which has one end of its current path connected to the other end of the current path of the third MOS transistor, the other end of the current path connected to the read global bit line and a gate insulating film thinner than that of the third MOS transistor.

Claim 19 (Original): The semiconductor memory device according to claim 17, wherein the potential of the write global bit line is set at the ground potential in a read operation.

Claim 20 (Previously Presented): The semiconductor memory device according to claim 15, further comprising:

a sense amplifier which is connected to one end of the global bit line and amplifies read data; and

a third MOS transistor has one end of its current path connected to the connection node of the local bit lines and the first switch element and the other end of its current path connected to a first potential, wherein

the latch circuit is connected to the other end of the global bit line, and

the gates of the third MOS transistors connected to the local bit lines sharing the global bit line are independent of one another.

Claim 21 (Original): The semiconductor memory device according to claim 15, further comprising:

a source line to which the other ends of the current paths of the second MOS transistors in the memory cells are connected in common; and

a source line driver which supplies a potential to the source line.



Claim 22 (Original): The semiconductor memory device according to claim 15, wherein a negative voltage is applied to the local bit lines in a write operation and a negative voltage is applied to the control gate of the first MOS transistor in an erase operation.

Claim 23 (Previously Presented): The semiconductor memory device according to claim 15, further comprising:

a plurality of cell blocks including two columns of the memory cells connected to two of the local bit lines respectively; and

a sense amplifier which amplifies the data read from the memory cells, wherein each of the global bit lines includes two write global bit lines and one read global bit line,

the first switch element includes a second and a third switch element, and

in each of the cell blocks, two of the local bit lines are connected to the two write global bit lines via the second switch element respectively, and the read global bit line is connected via the third switch element to the two local bit lines,

the latch circuit is connected to each of the write global bit lines, and

the sense amplifier is connected to each of the read global bit lines.

Claim 24 (Previously Presented): The semiconductor memory device according to claim 15, further comprising:

a plurality of cell blocks including four columns of the memory cells connected to four of the local bit lines respectively; and

a sense amplifier which amplifies the data read from the memory cells, wherein

each of the global bit lines includes two write global bit lines and one read global bit line,

the first switch element includes a second and a third switch element, and

in each of the cell blocks, two of the local bit lines are connected in common to one of the write global bit lines via the second switch element, the remaining two local bit lines are connected in common to the other of the write global bit lines via the second switch element, and the read global bit line is connected to all of the four local bit lines via the third switch element,

the latch circuit is connected to each of the write global bit lines, and

the sense amplifier is connected to each of the read global bit lines.

Claim 25 (Previously Presented): The semiconductor memory device according to claim 15, further comprising:

a plurality of cell blocks including two columns of the memory cells connected to two of the local bit lines respectively;

a second switch element which is provided for each of the cell blocks and makes a connection between the two local bit lines and a first potential node; and

a sense amplifier which amplifies the data read from the memory cells, wherein

in each of the cell blocks, two of the local bit lines are connected in common to the global bit line via the first switch and, in a write operation, one of the local bit lines is connected to the global bit line by the first switch and disconnected from the first potential node by the second switch and the other of the local bit lines is connected to the first potential node by the second switch and disconnected from the global bit line by the first switch, and in a read operation, one of the local bit lines is connected to the global bit line by the first switch

and the other of the local bit lines is disconnected from the global bit line by the first switch,  
and

the latch circuit is connected to one of the global bit line and the sense amplifier is  
connected to the other end of the global bit line.

Claim 26 (Previously Presented): The semiconductor memory device according to  
claim 15, further comprising:

a plurality of cell blocks including four columns of the memory cells connected to  
four of the local bit lines respectively;

a second switch element which is provided for each of the cell blocks and makes a  
connection between the four local bit lines and a first potential node; and

a sense amplifier which amplifies the data read from the memory cells, wherein  
in each of the cell blocks, four of the local bit lines are connected in common to the  
global bit line via the first switch and, in a write operation, any one of the local bit lines is  
connected to the global bit line by the first switch and disconnected from the first potential  
node by the second switch and the remaining three local bit lines are connected to the first  
potential node by the second switch and disconnected from the global bit line by the first  
switch, and in a read operation, any one of the local bit lines is connected to the global bit  
line by the first switch and the remaining three local bit lines are disconnected from the  
global bit line by the first switch, and

the latch circuit is connected to one of the global bit line and the sense amplifier is  
connected to the other end of the global bit line.

Claim 27 (Original): The semiconductor memory device according to claim 15, wherein the global bit line is made of a metal wiring layer located at the highest level in a memory cell array which has the memory cells arranged in a matrix.

Claim 28 (Currently Amended): A semiconductor memory device comprising:  
a plurality of memory cells each of which includes a first MOS transistor with a charge accumulation layer and a control gate and a second MOS transistor which has one end of its current path connected to one end of a current path of the first MOS transistor, the second MOS transistor in a selected one of the memory cells being turned on when data is read from the first MOS transistor in the selected one of the memory cells;

a plurality of cell blocks in each of which the memory cells are arranged in a matrix;  
a memory cell array which has the cell blocks arranged in a matrix;  
a plurality of local bit lines to which the other ends of the current paths of the first MOS transistors of the memory cells in the same column are connected in common in each of the cell blocks;

a plurality of global bit lines to which the local bit lines in the same column are connected in common in the memory cell array;

a first switch element which makes a connection between the local bit lines and the global bit lines; and

a latch circuit which is connected to each of the global bit lines and holds data to be written into the memory cells.

Claim 29 (Currently Amended): The semiconductor memory device according to claim 28, further comprising:

word lines to which the control gates of the memory cells in the same row are connected in common, wherein

~~the data is written into the plurality of memory cells connected to the same one of the word lines at the same time.~~

Claim 30 (Original): The semiconductor memory device according to claim 28, wherein the data is written into the memory cells by exchanging electrons with the charge accumulation layer by FN tunneling.

Claim 31 (Previously Presented): The semiconductor memory device according to claim 28, further comprising:

a sense amplifier which amplifies read data, wherein

the global bit lines include write global bit lines and read global bit lines,

the first switch element includes a second switch which makes a connection between the write global bit lines and the local bit lines and a third switch element which makes a connection between the read global bit lines and the local bit lines,

the latch circuit is connected to the write global bit lines, and

the sense amplifier is connected to the read global bit lines.

Claim 32 (Original): The semiconductor memory device according to claim 31, wherein the third switch element includes a third MOS transistor which has one end of its current path connected to the local bit lines and the other end of its current path, and

a fourth MOS transistor which has one end of its current path connected to the other end of the current path of the third MOS transistor, the other end of its current path connected to the read global bit lines and a gate insulating film thinner than that of the third MOS transistor.

Claim 33 (Original): The semiconductor memory device according to claim 31, wherein the potential of the write global bit line is set at the ground potential in a read operation.

Claim 34 (Previously Presented): The semiconductor memory device according to claim 28, further comprising:

a sense amplifier which is connected to one end of the global bit line and amplifies read data; and

a third MOS transistor has one end of its current path connected to the connection node between the local bit lines and the first switch element and the other end of its current path connected to a first potential, wherein

the latch circuit is connected to the other end of the global bit line, and

the gates of the third MOS transistors connected to the local bit lines sharing the global bit line are independent of one another.

Claim 35 (Original): The semiconductor memory device according to claim 28, further comprising:

a source line to which the other ends of the current paths of the second MOS transistors in the memory cells are connected in common; and

a source line driver which supplies a potential to the source line.

Claim 36 (Original): The semiconductor memory device according to claim 28, wherein a negative voltage is applied to the local bit lines in a write operation and a negative voltage is applied to the control gate of the first MOS transistor in an erase operation.

Claim 37 (Original): The semiconductor memory device according to claim 28, wherein the global bit lines are made of a metal wiring layer located at the highest level in the memory cell array which has the memory cells arranged in a matrix.

Claims 38-40 (Canceled).